Principal Engineer
Posted on April 9, 2026 by ST Engineering
- Singapore, Singapore
- N/A
- nan
About ST Engineering
About our Business – Advanced Networks & Sensors
Together, We Can Make A Significant Impact
Be Part of Our Success
- Architect radar and SDR baseband processing chains, including:
- Waveform generation (LFM/chirp, FMCW, phase‑coded, pulsed, CW)
- Digital up/down conversion (DDC/DUC), filtering, FFT/IFFT
- Range–Doppler processing, pulse compression, matched filtering
- CFAR detection, clutter mitigation, and interference suppression
- Beamforming and MIMO radar processing
- Time, phase, and frequency synchronization
- Define radar signal‑processing architectures optimized for FPGA implementation, considering latency, throughput, dynamic range, and power.
- Partition algorithms across FPGA fabric, DSP slices, and embedded CPUs (SoC) for optimal performance and scalability.
- Design and develop high‑speed digital I/O subsystems, including JESD204B/C, PCIe, 10/25/100GbE, Aurora, and AXI4‑Stream interfaces.
- Implement radar and DSP algorithms in VHDL, Verilog, or SystemVerilog, leveraging vendor IP and HLS where appropriate.
- Drive timing closure across complex, multi‑clock radar systems:
- Setup/hold analysis
- Clock domain crossings (CDC)
- Deterministic latency and synchronization
- Floor planning and resource/power optimization
- Develop comprehensive verification environments, including:
- RTL testbenches and lightweight/UVM‑based verification
- Hardware‑in‑the‑loop (HIL) testing using recorded and live RF data
- Correlation of FPGA outputs against golden reference models
- Design and prototype radar waveforms and signal‑processing algorithms using MATLAB/Simulink or Python (NumPy/SciPy).
- Perform fixed‑point analysis, SNR budgeting, and bit‑width optimization to ensure algorithm fidelity on FPGA.
- Establish and maintain bit‑true golden models aligned with RTL implementations.
- Generate, manage, and automate test vectors for continuous regression and performance validation.
- Interface FPGA baseband designs with RF front‑end hardware, including mixers, LNAs, filters, ADCs/DACs, clocks, PLLs, and synchronization networks.
- Collaborate with firmware and software teams on:
- Radar control and configuration interfaces
- DMA engines, Linux drivers, and kernel modules
- High‑rate data transport and processing pipelines
- Integrate FPGA designs with radar and SDR frameworks, custom signal‑processing chains, and external command‑and‑control planes.
- Lead lab bring‑up and debugging using spectrum analyzers, signal generators, VNAs, oscilloscopes, and logic analyzers.
- Perform radar‑specific performance characterization, including:
- Range/Doppler resolution and accuracy
- EVM, BER, SNR, detection probability, false‑alarm rates
- Phase noise, spurs, jitter, and clock coherence analysis
- Support DFx (DFT/DFM), manufacturing tests, field diagnostics, and operational calibration.
- Contribute to EMC/EMI compliance planning for radar and SDR systems.
- Produce and maintain clear, traceable design documentation, including:
- Signal‑processing and waveform specifications
- Interface definitions and timing diagrams
- State machines, test plans, and review artifacts
- Contribute to CI/CD pipelines for FPGA builds, automated testing, and regression using Git‑based workflows.
Qualities We Value
- Knowledge in Electrical Engineering, Communications Engineering, Computer Engineering, or related field.
- 3–7 years of experience in digital communications, DSP, or baseband algorithm development (drone/telemetry experience preferred).
- Experience with embedded systems and real-time signal processing.
- Hands-on exposure to FPGA/DSP hardware platforms and RF lab test equipment.
- Strong knowledge of digital modulation/demodulation schemes (FSK, QPSK, QAM, OFDM, etc.).
- Proficiency in forward error correction (FEC) methods (convolutional codes, RS, LDPC).
- Expertise in digital filter design (FIR, IIR, adaptive filtering, equalization).
- Skilled in DSP implementation on FPGA/DSP/embedded platforms (e.g., Xilinx, TI DSPs).
- Proficiency with MATLAB, Simulink, Python, C/C++ for simulation and implementation.
- Familiarity with RF test equipment (spectrum analyzers, VSAs, oscilloscopes).
- Willingness to participate in field trials and real-world testing under varying RF conditions.
- Singaporean only
Our Commitment That Goes Beyond the Norm
- An environment where you will be working on cutting-edge technologies and architectures.
- Safe space where diverse perspectives are valued, and everyone’s unique contributions are celebrated.
- Meaningful work and projects that make a difference in people’s lives.
- A fun, passionate and collaborative workplace.
- Competitive remuneration and comprehensive benefits.
Advertised until:
May 9, 2026
Are you Qualified for this Role?
Click Here to Tailor Your Resume to Match this Job
Share with Friends!
Similar Internships
PRINCIPAL ENGINEER, SSD VALIDATION
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive…
Staff/Principal Engineer, NAND TD, RDA
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive…
Dry Etch MTS/Principal Engineer, Process Development SG, Advanced NAND
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive…
NAND Cell Device Senior/Principal Engineer
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive…
Principal Engineer Advanced Package Technology Development
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive…
PRINCIPAL ENGINEER - CMP PROCESS DEV
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive…